this repo has no description
anil.recoil.org
1opam-version: "2.0"
2maintainer: "Jane Street developers"
3authors: ["Jane Street Group, LLC"]
4homepage: "https://github.com/janestreet/hardcaml"
5bug-reports: "https://github.com/janestreet/hardcaml/issues"
6dev-repo: "git+https://github.com/janestreet/hardcaml.git"
7doc: "https://ocaml.janestreet.com/ocaml-core/latest/doc/hardcaml/index.html"
8license: "MIT"
9build: [
10 ["dune" "build" "-p" name "-j" jobs]
11]
12depends: [
13 "ocaml" {>= "5.1.0"}
14 "base" {>= "v0.17" & < "v0.18"}
15 "bin_prot" {>= "v0.17" & < "v0.18"}
16 "core_kernel" {>= "v0.17" & < "v0.18"}
17 "ppx_jane" {>= "v0.17" & < "v0.18"}
18 "ppx_sexp_conv" {>= "v0.17" & < "v0.18"}
19 "stdio" {>= "v0.17" & < "v0.18"}
20 "dune" {>= "3.11.0"}
21 "ppxlib" {>= "0.28.0"}
22 "zarith" {>= "1.11"}
23]
24available: arch != "arm32" & arch != "x86_32"
25synopsis: "RTL Hardware Design in OCaml"
26description: "
27Hardcaml is an embedded DSL for designing and simulating hardware in OCaml.
28Generic hardware designs are easily expressed using features such as higher
29order functions, lists, maps etc. A built in simulator allows designs to
30be simulated within Hardcaml. Designs are converted to either Verilog or
31VHDL to interact with standard back end tooling.
32"
33url {
34src: "https://github.com/janestreet/hardcaml/archive/refs/tags/v0.17.0.tar.gz"
35checksum: "sha256=925bbc1f25dabcdea9cd6dc484badf689dc5dd18e511b6d105c4d7582cb29237"
36}